In the operation of nuclear reactors at low-power levels, one of the primary instrumentation problems is that the statistical fluctuations of reactor neutron population are accentuated by conventional log-countrate and differentiating circuits and can cause frequent spurious scrams unless long time constants are incorporated in the circuit. Excessive time constants may introduce undesirable delay in the circuit response to legitimate scram signals. This paper develops the concept of a count doubling-time monitor which generates a scram signal if the number of counts from a pulse type neutron detector doubles in a given period of time. The paper demonstrates the theoretical relation between count doubling time and asymptomatic periods. A practical circuit to implement the function is described.
Introduction
The Zero Power Reactor No. 6 (ZPR-6) facility is operated by Argonne National Laboratory to provide reactor physics data in support of the United States Reactor Development program. Its instrumentation includes BF proportional counters and the associated 3 pulse counting electronics along with BF3 DC ionization chamber circuitry to monitor reactor power levels.
With the present reactor cores all the instrumentation is sensitive to source flux levels during reactor startup.
Future program needs, however, will require the study of fast neutron, epithermal and thermal neutron zones surrounded by blanket zones. Since the detectors will be located outside the blanket zones, the DC ionization channels may be prevented from monitoring the flux at source levels and this may require that rate of change power level monitoring capability be incorporated in the pulse type instrument channels. The counting rates from the pulse channels may be lower than 100 counts per second. The It should be noted that a system using counts permits the uncertainty in the value of the number of counts to be balanced against an allowed increase in power level. Limitation on the size of the power level increase is determined primarily by the time interval selected. In conventional period measuring devices the uncertainty in the measured value of the period is balanced against circuit response speed.
At low and medium power levels, where counting channels are effective, it is acceptable to allow modest increases in power level before initiating protective action provided the protective action is very fast after the maximum acceptable power level increase has been reached.
Theory of Operation
Existing rate-of-change-of-power-level monitoring circuits measure the reactor period by using an appropriate circuit to obtain the logarithm of the counting rate and subsequently differentiating this signal with respect to time. If the reactor is on a period asymptotic to a constant value, the resulting signal is a measure of the reactor period. This is shown as follows:
Where: C(t) is the counting rate at time t, C(o) is the counting rate at time zero, a is the inverse of the reactor period T, and t is elapsed time.
Although the "count doubling time" measuring circuit is not a period measuring circuit, the doubling time and period are related for asymptotic periods. The relation is given by: Fig. 1 After amplification, the pulse train is routed to the Nl counter input and to a divide by two flip-flop.
The output of this flip-flop is routed to the N2 counter input.
The pre-programable timer is configured as an asynchronous monostable using its own chip RC oscillator. This signal is buffered and used as the scan input to the NI and N2 counters at a frequency of 12.5 kHz. Since the internal multiplexing of the counter is synchronized to the scan input, both counters are commonly synchronized. The 12.5 kHz mono output is also divided by 216 by the timer producing a 5.24 second timing pulse used as the basic timing interval At. The timer also contains another on-chiD monostable which is configured to output a timirg pulse of 570 ps width every 5.24 seconds. The width of this pulse must exceed six scan pulses (480 ps) in order to perform the output de-multiplexing properly.
A pre-start logic circuit is used to provide the N2 counter's register with an initial count for comparison against the N2 count. It also contains the necessary logic to initialize the timer, reset the counters and other actions required for proper operation of the counters. After the initial count of 5.24 seconds, the Nl count is routed to N2 counter's register for comparison with N2's second count cycle. The count contained in N2's register is always one cycle behind the count input to this counter. Therefore, anytime N2's count exceeds that of its register count it senses that [N. [N ( 1) circuit has been developed and tested and will be described in a later publication.
